74ABT273 Octal D-Type Flip-Flop

■ Eight edge-triggered D-type flip-flops Buffered common clock ■ Buffered, asynchronous Master Reset ■ See ABT377 for clock enable version See ABT373 for transparent latch version ■ See ABT374 for 3-STATE version ■ Output sink capability of 64 mA, source capability of

Guaranteed latchup protection

Features

32 mA


- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability
- Disable time less than enable time to avoid bus contention

Ordering Code:

Order Number	Package Number	Package Description
74ABT273CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ABT273CSJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ABT273CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74ABT273CMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

so available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

Connection Diagram



Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
MR	Master Reset (Active LOW)
СР	Clock Pulse Input (Active Rising Edge)
Q ₀ -Q ₇	Data Outputs

FAIRCHILD SEMICONDUCTOR

74ABT273 **Octal D-Type Flip-Flop**

General Description

The ABT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transi-

tion, is transferred to the corresponding flip-flop's Q output. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the \overline{MR} input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.


© 1999 Fairchild Semiconductor Corporation DS011549


74ABT273

Truth Table

Operating Mode		Output		
	MR	СР	D _n	Q _n
Reset (Clear)	L	Х	Х	L
Load "1"	Н	\	h	Н
Load "0"	Н	~	1	L

H = HIGH Voltage Level steady state h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition L = LOW Voltage Level steady state I = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition X = Immaterial \sim = LOW-to-HIGH clock transition





Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

74ABT273

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$	Conditions	
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$	Free Air Ambient Temperature	-40°C to +85°C
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$	Supply Voltage	+4.5V to +5.5V
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V	Minimum Input Edge Rate ($\Delta V/\Delta t$)	
Input Voltage (Note 2)	-0.5V to +7.0V	Data Input	50 mV/ns
Input Current (Note 2)	-30 mA to +5.0 mA	Enable Input	20 mV/ns
Voltage Applied to Any Output			
in the Disabled or			
Power-Off State	-0.5V to +4.75V		
in the HIGH State	–0.5V to V $_{\rm CC}$		
Current Applied to Output			
in LOW State (Max)	twice the rated $I_{OL} \left(mA \right)$	Note 1: Absolute maximum ratings are valu	
DC Latchup Source Current	–500 mA	may be damaged or have its useful life im under these conditions is not implied.	paired. Functional operation
(Across Comm Operating Range)		Note 2: Either voltage limit or current limit is s	ufficient to protect inputs.
Over Voltage Latchup	$V_{CC} + 4.5V$		

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	V _{cc}	Conditions
VIH	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
VIL	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	2.5			V	Min	I _{OH} = -3 mA
		2.0			v	IVIIII	$I_{OH} = -32 \text{ mA}$
V _{OL}	Output LOW Voltage			0.55	V	Min	I _{OL} = 64 mA
I _{IH}	Input HIGH Current			1	μA	Max	V _{IN} = 2.7V (Note 3)
				1	μΛ	WIAX	$V_{IN} = V_{CC}$
I _{BVI}	Input HIGH Current			7	μA	Max	V _{IN} = 7.0V
	Breakdown Test			1	μΛ	Wax	v _{IN} - 7.0 v
I _{IL}	Input LOW Current			-1	μA	Max	V _{IN} = 0.5V (Note 3)
				-1	μΛ	IVIAX	$V_{IN} = 0.0V$
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA
							All Other Pins Grounded
I _{OS}	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0.0V$
I _{CEX}	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC}$
I _{CCH}	Power Supply Current			50	μΑ	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			30	mA	Max	All Outputs LOW
I _{CCT}	Maximum I _{CC} /Input Outputs Enabled			1.5	mA	Max	$V_I = V_{CC} - 2.1V$
							Data Input $V_I = V_{CC} - 2.1V$
							All Others at V_{CC} or GND
I _{CCD}	Dynamic I _{CC} No Load			0.3	mA/	Max	Outputs Open (Note 4)
					MHz	IVIAA	One Bit Toggling, 50% Duty Cyc

Note 3: Guaranteed but not tested.

Note 4: For 8 bits toggling, $I_{CCD} < 0.5 \mbox{ mA/MHz}.$

74ABT273

AC Electrical Characteristics

n (S

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 50 \text{ pF}$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	150	200		150		150		MHz
t _{PLH}	Propagation Delay	2.0		6.0	1.0	7.0	2.0	6.0	
t _{PHL}	CP to O _n	2.8		6.8	1.0	7.5	2.8	6.8	ns
t _{PHL}	Propagation Delay MR to O _n	2.5		7.4	1.0	8.2	2.5	7.4	ns


AC Operating Requirements


Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 50 \text{ pF}$		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 50 \text{ pF}$		Units	
		Min	Max	Min	Max	Min	Max		
t _S (H)	Setup Time, HIGH	2.0		2.0		2.0		ns	
t _S (L)	or LOW D _n to CP	2.5		2.5		2.5		115	
t _H (H)	Hold Time, HIGH	1.2		1.4		1.2		ns	
t _H (L)	or LOW D _n to CP	1.2		1.4		1.2			
t _W (H)	Pulse Width, CP,	3.3		3.3		3.3			
t _W (L)	HIGH or LOW	3.3		3.3		3.3		ns	
t _W (L)	Master Reset Pulse	3.3		3.3		3.3		ns	
	Width, LOW	3.3		3.3		3.3		115	
t _{REC}	Recovery Time	2.0		2.0		2.0			
	MR to CP	2.0		2.0		2.0		ns	


Capacitance

(SOIC package)	(SOIC package)										
Querry has 1	Parameter	Тур	11-14-	Conditions							
Symbol			Units	$T_A = 25^{\circ}C$							
C _{IN}	Input Capacitance	5	pF	$V_{CC} = 0V$							
C _{OUT} (Note 5)	Output Capacitance	9	pF	$V_{CC} = 5.0V$							

Note 5: C_{OUT} is measured at frequency f = 1 MHz, per MIL-STD-833, Method 3012.







74ABT273

